<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>GITS_MPIDR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GITS_MPIDR, Report ITS's affinity.</h1><p>The GITS_MPIDR characteristics are:</p><h2>Purpose</h2>
        <p>Reports ITS's affinity when the vPE Table is shared with Redistributors.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_GICv4p1 is implemented. Otherwise, direct accesses to GITS_MPIDR are <span class="arm-defined-word">RES0</span>.</p>
        <p>A copy of this register is provided for each ITS.</p>

      
        <p>When <a href="ext-gits_typer.html">GITS_TYPER</a>.SVPET==0, this register is <span class="arm-defined-word">RES0</span>.</p>
      <h2>Attributes</h2>
        <p>GITS_MPIDR is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#fieldset_0-31_24">Aff3</a></td><td class="lr" colspan="8"><a href="#fieldset_0-23_16">Aff2</a></td><td class="lr" colspan="8"><a href="#fieldset_0-15_8">Aff1</a></td><td class="lr" colspan="8"><a href="#fieldset_0-7_0">RES0</a></td></tr></tbody></table><h4 id="fieldset_0-31_24">Aff3, bits [31:24]</h4><div class="field">
      <p>The Affinity level 3 value for the ITS.</p>
    </div><h4 id="fieldset_0-23_16">Aff2, bits [23:16]</h4><div class="field">
      <p>The Affinity level 2 value for the ITS.</p>
    </div><h4 id="fieldset_0-15_8">Aff1, bits [15:8]</h4><div class="field">
      <p>The Affinity level 1 value for the ITS.</p>
    </div><h4 id="fieldset_0-7_0">Bits [7:0]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h2>Accessing GITS_MPIDR</h2><h4>GITS_MPIDR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC ITS control</td><td><span class="hexnumber">0x0018</span></td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
